

# Compal Confidential

## G400S/G500S DIS M/B Schematics Document

Intel Ivy Bridge Processor with DDRIII + Panther Point PCH

nVIDIA N14X


LA-9901P

2013-03-20

REV:1.0

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				1.0
				Sheet 1 of 63

# Chief River



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				VILG1/G2 MB LA9901P Schematic
				Rev 1.0
				Date: Wednesday, March 20, 2013
				Sheet 2 of 63

## Voltage Rails

power plane	State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +V1.05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS
S0	O	O	O	O	O
S3	O	O	O	O	X
S5 S4/AC	O	O	O	X	X
S5 S4/ Battery only	O	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X

## EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

## EC SM Bus2 address

Device	Address
Thermal Sensor	1001 100xb

## PCH SM Bus address

Device	Address
DDR DIMM0	1010 000Xb
DDR DIMM2	1010 010Xb

## NV-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

## BOARD ID Table

Board ID	PCB Revision
0	1.0
1	0.3
2	0.2
3	0.1
4	
5	
6	
7	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

## Board ID table for AD channel

Vcc	3.3V					
Ra	100K +/- 1%					
Board ID	Rb	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	EC AD	
0	0	0 V	0 V	0.300 V	0x00 – 0x0B	MP
1	12K +/- 1%	0.347 V	0.354 V	0.360 V	0x0C – 0x1C	PVT
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D – 0x26	DVT
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 – 0x30	EVT

## USB Port Table

	USB 2.0	Port	3 External USB Port
EHC11 USB3.0	UHCI0	0	USB Port (Left Side) USB3.0
		1	USB Port (Left Side) USB3.0
	UHCI1	2	Touch Screen
		3	USB Camera
	UHCI2	4	
		5	
	UHCI3	6	
EHC12		7	
	UHCI4	8	
		9	USB/B (Right Side USB2.0)
	UHCI5	10	Mini Card(WLAN)
		11	Card Reader
	UHCI6	12	
		13	

## BOM Structure Table

BTO Item	BOM Structure
45 LEVEL	45@
Connector	ME@
For VILG2 (14")	14@
For VILG1 (15")	15@
GPU:N14M-GE	N14@
HDMI	HDMI@
Camera	CMOS@
LAN LDO Mode	LDO@
LAN Switch mode	SWR@
10/100 LAN (AR8162L)	8162@
10/100 LAN (QCA8172)	8172@
N14M-GE SKU	GE@
N14P-GS SKU	GS@
N14P-GV2 SKU	GV2@
N14P-GV2&N14P-GS SKU	GVGS@
Green clock (DIS sku)	GCLK304@
Green clock (UMA sku)	GCLK244@
Green clk support	GCLK@
No Green clk support	NOGCLK@
Nvidia GC6 state	GC6@
Touch Screen SKU	TS@
Optimus SKU	OPT@
UMA SKU	UMA@
PCH (NM70 sku)	NM70@
PCH (HM70 sku)	HM70@
PCH (HM76 sku)	HM76@
VRAM (1000MHz)	1000M@
VRAM (900MHz)	900M@
Unpop	@

## SMBUS Control Table


	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	X	V	X	X	X	X	X
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	V	X	X	X	X	X	V
SMB_EC_DA2	+3VALW	+3VS_VGA						+3VS
SMBCLK	PCH	X	X	X	V	V	X	X
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	X	X	X	X	X	X	X
SML0DATA	+3VALW							
SML1CLK	PCH	V	X	V	X	X	V	X
SML1DATA	+3VALW	+3VS_VGA		+3VS			+3VS	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VILG1/G2 MB LA9901P Schematic	1.0
				Date: Wednesday, March 20, 2013	Sheet 3 of 63

# N14x GPIO Pin Definition Table


Pin Name	Normal Function	I/O	Functional Description	Default PU/PD
GPIO0	FB_CLAMP_MON	I	FB Clamp monitor	
GPIO1	MEM_VDD_CTL	O	Memory VDD VID	MEM VID Strap to boot FBVDD/Q
GPIO2-4	Non-support for LCD	O	Panel	100k PD
GPIO5	Reserve			
GPIO6	FB_CLAMP_TGL_REQ#	O	Active low FB Clamp toggle request	
GPIO7	3DVision	O	3D Vision L/R signal	100k PD
GPIO8	OVERT	IO	Active Low Thermal Catastrophic Over Temperature	100k PU
GPIO9	ALERT	IO	Active Low Thermal Alert	100k PU
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100k PD
GPIO11	PWM_VID	O	GPU Core VDD PWM control supply overdraw input	
GPIO12	PWR_LEVEL	I	AC power detect or control signal	100k PU
GPIO13	PSI	O	Phase Shedding	PSI:100k PU to enable two phase
GPIO14-19	Non-support for HDA	I	Hot Plug	
GPIO20-21	Reserve			

## GPU Power On




1. all power rail ramp up time should be larger than 40us
2. The total time for all rails to ramp should be within 6ms.
3. A power rail has to ramp up 90% before the next power rail in sequence can start ramping up.
4. No signal should be applied to the GPU before the power rail are fully ramped.

## GPU Power Down




1. All GPU power rails should be turned off within 10ms


## GPU Reset Sequence



## Power sequencing violations



## GC6 Entry/Exit Sequence Timing Diagram



## For N14P-GV2 strap table X76

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GV2	1 GHz	128M*16*4	Samsung K4W2G1646E-BC1A	R	R	R	R	R	R	R	R
N14P-GV2	1 GHz	128M*16*4	1GB Micron MT41J128M16JT-093G-K	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K	PD 45K	PU 5K	PU 5K
N14P-GV2	1 GHz	128M*16*4	1GB Hynix H5TC2G63FFR-11C	R	R	R	R	R	R	R	R
N14P-GV2	900 MHz	256M*16*4	2GB Samsung K4W4G1646B-HC11	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K	PD 20K	PU 5K	PU 5K
N14P-GV2	900 MHz	256M*16*4	2GB Micron MT41K256M16HA-107G-E	PU 45K	PD 45K	PD 15K	PD 5K	PD 45K	PD 10K	PU 5K	PU 5K


## For N14P-GS strap table X76

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GS	1 GHz	128M*16*8	2GB Samsung K4W2G1646E-BC1A	R	R	R	R	R	R	R	R
N14P-GS	1 GHz	128M*16*8	2GB Micron MT41J128M16JT-093G-K	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 45K	PU 5K	PD 15K
N14P-GS	1 GHz	128M*16*8	2GB Hynix H5TC2G63FFR-11C	R	R	R	R	R	R	R	R
N14P-GS	900 MHz	256M*16*8	2GB Samsung K4W4G1646B-HC11	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 20K	PU 5K	PD 15K
N14P-GS	900 MHz	256M*16*8	4GB Micron MT41K256M16HA-107G-E	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 10K	PU 5K	PD 15K


## For N14M-GE strap table X76

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14M-GE	1 GHz	128M*16*4	1GB Samsung K4W2G1646E-BC1A	R	PU 10K	PD 10K	R	R	R	R	R
N14M-GE	1 GHz	128M*16*4	1GB Micron MT41J128M16JT-093G-K	R	PU 10K	PD 10K	R	R	R	R	R
N14M-GE	1 GHz	128M*16*4	1GB Hynix H5TC2G63FFR-11C	R	PU 10K	PD 10K	R	R	R	R	R
N14M-GE	900 MHz	256M*16*4	2GB Samsung K4W4G1646B-HC11	R	PU 10K	PD 10K	R	R	R	R	R
N14M-GE	900 MHz	256M*16*4	2GB Micron MT41K256M16HA-107G-E	R	PU 10K	PD 10K	R	R	R	R	R

## Optimus Typical Power-Up Sequence





## Optimus Typical Power-Down Sequence



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA Notes List		
				Document Number	Rev	
				VILG1/G2 MB LA-9901P Schematic	0.3	
				Date	Wednesday, March 20, 2013	Sheet 4 of 63













Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Revision	
		VILGI/G2 MB LA9901P Schematic		Rev 1.0	
		Date		Wednesday, March 20, 2013	
		Sheet		7 of 63	

## CFG Straps for Processor




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	PROCESSOR(4/7) RSVD.CFG
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9901P Schematic
				Date:	Wednesday, March 20, 2013
				Sheet	8 of 63









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VILG1/G2 MB LA9901P Schematic	1.0
				Date:	Wednesday, March 20, 2013
				Sheet	11 of 63





















Max = 800 mils



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PCH (4/9) LVDS,CRT,DP,HDMI					
						Size		Document Number		Rev	
						B		VILG1/G2 MB LA9901P Schematic		1.0	
Date:		Wednesday, March 20, 2013		Sheet		17 of		63			




GPIO28  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up


\* H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable

```
* PCH_GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable
```


GPIO36, 37  
+3VS When Unused as GPIO or SATA\*GP  
Use 8.2K-10K pull-down to ground



BIOS Request SKU ID




PCH_GPIO38	PCH_GPIO67	Function
0	0	Optimus
0	1	Reserved
1	0	DIS
1	1	ITMA



Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>PCH (6/9) GPIO, CPU, MISC</b>		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	<b>VILG1/G2 MB LA9901P Schematic</b>	1.0
				Date:	Wednesday, March 20, 2013	Sheet 19 of 63








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	PCH (9/9) VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9901P Schematic
				Date:	Wednesday, March 20, 2013
				Sheet	22 of 63




<5> PCIE\_CTX\_GRX\_N0..15] <5> PCIE\_CTX\_GRX\_N0..15]  
 <5> PCIE\_CTX\_GRX\_P0..15] <5> PCIE\_CTX\_GRX\_P0..15]  
 <5> PCIE\_CTX\_GRX\_N0..15] <5> PCIE\_CTX\_GRX\_N0..15]  
 <5> PCIE\_CTX\_GRX\_P0..15] <5> PCIE\_CTX\_GRX\_P0..15]

01/16 Change U65 from SA00006B500 to SA00006B510 for N14P-GV2-B-A1.  
 03/06 Change U65 from SA00006B510 to SA00006B520 for N14P-GV2-B-A2 (R3 part).  
 Change U65 from SA00006B520 to SA00006B520 for N14M-GE-B-A2 (R3 part).










Non-support PCIE port8-15:N14M-GM and N14P-GV2


Support PCIE port8-15:N14P-GS



PCIE_CTX GTX_P0	CV6	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P0	AK14	PEX_TX0
PCIE_CTX GTX_N0	CV7	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N0	AK14	PEX_TX0_N
PCIE_CTX GTX_P1	CV8	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P1	AK14	PEX_TX1
PCIE_CTX GTX_N1	CV9	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N1	AK14	PEX_TX1_N
PCIE_CTX GTX_P2	CV10	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P2	AK14	PEX_TX2
PCIE_CTX GTX_N2	CV11	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N2	AK14	PEX_TX2_N
PCIE_CTX GTX_P3	CV12	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P3	AK14	PEX_TX3
PCIE_CTX GTX_N3	CV13	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N3	AK14	PEX_TX3_N
PCIE_CTX GTX_P4	CV14	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P4	AK17	PEX_TX4
PCIE_CTX GTX_N4	CV15	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N4	AK17	PEX_TX4_N
PCIE_CTX GTX_P5	CV16	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P5	AK17	PEX_TX5
PCIE_CTX GTX_N5	CV17	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N5	AK17	PEX_TX5_N
PCIE_CTX GTX_P6	CV18	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P6	AK17	PEX_TX6
PCIE_CTX GTX_N6	CV19	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N6	AK18	PEX_TX6_N
PCIE_CTX GTX_P7	CV20	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P7	AK18	PEX_TX7
PCIE_CTX GTX_N7	CV21	1	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N7	AK18	PEX_TX7_N
PCIE_CTX GTX_P8	CV22	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P8	AK20	PEX_TX8
PCIE_CTX GTX_N8	CV23	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N8	AK20	PEX_TX8_N
PCIE_CTX GTX_P9	CV24	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P9	AK20	PEX_TX9
PCIE_CTX GTX_N9	CV25	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N9	AK20	PEX_TX9_N
PCIE_CTX GTX_P10	CV26	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P10	AK21	PEX_TX10
PCIE_CTX GTX_N10	CV27	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N10	AK21	PEX_TX10_N
PCIE_CTX GTX_P11	CV28	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P11	AK21	PEX_TX11
PCIE_CTX GTX_N11	CV29	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N11	AK22	PEX_TX11_N
PCIE_CTX GTX_P12	CV30	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P12	AK22	PEX_TX12
PCIE_CTX GTX_N12	CV31	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N12	AK22	PEX_TX12_N
PCIE_CTX GTX_P13	CV32	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P13	AK23	PEX_TX13
PCIE_CTX GTX_N13	CV33	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N13	AK23	PEX_TX13_N
PCIE_CTX GTX_P14	CV34	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P14	AK23	PEX_TX14
PCIE_CTX GTX_N14	CV35	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N14	AK24	PEX_TX14_N
PCIE_CTX GTX_P15	CV36	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_P15	AK25	PEX_TX15
PCIE_CTX GTX_N15	CV41	2	2	GVGS@ 0.22uF 0402 10V8KPCIE	CRX_C GTX_N15	AK25	PEX_TX15_N



Security Classification	2011/06/15	Deciphered Date	2012/07/11	Title
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
VILG1/G2 MB LA-9901P Schematic				Rev 0.3
Date: Wednesday, March 28, 2013				Sheet 23 of 63





PIN	DDR3
_VDDQ	40.2 Ohm
_GND	42.2 Ohm
4_GND	51.1 Ohm

CALIBRATION PIN	DDR3
FB_CAL_x_PD_VDDQ	40.2Ohm
FB_CAL_x_PU_GND	42.2Ohm
FB_CAL_xTERM_GND	51.1Ohm


Pin		Signal	
Pin		Signal	
Part 5 of 7			
FBVDD0_0		PEX_I0VDD0_0	
FBVDD0_1		PEX_I0VDD1_0	
FBVDD0_2		PEX_I0VDD2_0	
FBVDD0_3		PEX_I0VDD3_0	
FBVDD0_4		PEX_I0VDD4_0	
FBVDD0_5		PEX_I0VDD5_0	
FBVDD0_6			
FBVDD0_7			
FBVDD0_8		PEX_I0VDDQ_0	
FBVDD0_9		PEX_I0VDDQ_1	
FBVDD0_10		PEX_I0VDDQ_2	
FBVDD0_11		PEX_I0VDDQ_3	
FBVDD0_12		PEX_I0VDDQ_4	
FBVDD0_13		PEX_I0VDDQ_5	
FBVDD0_14		PEX_I0VDDQ_6	
FBVDD0_15		PEX_I0VDDQ_7	
FBVDD0_16		PEX_I0VDDQ_8	
FBVDD0_17		PEX_I0VDDQ_9	
FBVDD0_18		PEX_I0VDDQ_10	
FBVDD0_19		PEX_I0VDDQ_11	
FBVDD0_20		PEX_I0VDDQ_12	
FBVDD0_21		PEX_I0VDDQ_13	
FBVDD0_22			
FBVDD0_23			
FBVDD0_24			
FBVDD0_25		PEX_PLL_HVDD	
FBVDD0_26			
FBVDD0_27			
FBVDD0_28			
FBVDD0_29		PEX_SVDD_3V3	
FBVDD0_30			
FBVDD0_31			
FBVDD0_32			
FBVDD0_33		PEX_PLLVDD	
FBVDD0_34			
FBVDD0_35			
FBVDD0_36			
FBVDD0_37		VDD03_0	
FBVDD0_38		VDD03_1	
FBVDD0_39		VDD03_2	
FBVDD0_40		VDD03_3	
FBVDD0_41			
FBVDD0_42			
FBVDD0_43			
		IFPAB_PLVDD	
		IFPAB_RSET	
FB_VDDQ_SENSE		IFPA_I0VDD	
		IFPA_I0VDD	
FB_GND_SENSE		IFPC_PLLVDD	
		IFPC_RSET	
FB_CAL_PD_VDDQ		IFPC_I0VDD	
FB_CAL_PU_GND		IFPD_PLLVDD	
		IFPD_RSET	
FB_CAL_TERM_GND		IFPD_I0VDD	
		IFPEF_PLVDD	
		IFPEF_RSET	
		IFPE_I0VDD	
		IFPF_I0VDD	

[illegible]

11/30 Modify the CV63 from 0.01uF to 1uF.  
01/28 Change the RV41 from 1k to 150k.  
Change the CV63 to SE000000U00.

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	N14X-POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FOOT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VILGI/G2 MB LA-9901P Schematic	03
Date:	Wednesday, March 20, 2013	Sheet	25	of	63


U66F  
Part 6 of 7




N14M-GE-B-A2 FCBGA 908P

GE@

Part 7 of 7













N14M-GE-B-A2 FCBGA 908P  
GE@




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N14X-VGA CORE, GND
Date: Wednesday, March 20, 2013				Rev 0.3
Sheet 26 of 63				




# Memory Partition A - Lower 32 bits



**WWW.AliSaler.Com**





**WWW.AliSaler.Com**





**WWW.AliSaler.Com**



	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	N14X-VRAM C Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.3	
				VILG1/G2 MB LA-9901P Schematic		
				Date:	Wednesday, March 20, 2013	Sheet

```
X7647138L01:X76_M2G@
X7647138L02:X76_S1G@
X7647138L03:X76_M1G@
X7647138L04:X76_S2G@
X7647138L05:X76_H1G@
```



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
4.99K	1000	0000
10.0K	1001	0001
15.0K	1010	0010
20.0K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

Physical Strapping pin	Strapping Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10K	PD
ROM_S1	SUB_VENDOR	10K	PU (VBIOS ROM) PD (Non-VBIOS ROM)
ROM_SO	VGA_DEVICE	10K	PD (No display)
STRAP0	RAM_CFG[0]	10K	
STRAP1	RAM_CFG[1]	10K	PU (Binary=1)
STRAP2	RAM_CFG[2]	10K	PD (Binary=0)
STRAP3	RAM_CFG[3]	10K	
STRAP4	PCIE_MAX_SPEED	10K	PD

```
X7647138L06:GV2_M2G@
X7647138L07:GV2_S1G@
X7647138L08:GV2_M1G@
X7647138L09:GV2_S2G@
X7647138L10:GV2_H1G@
```



For N14P-GS strap table X76

For N14M-GE strap table X76

VRAM Part Number

Freq.	Memory Size	Samsung K4W2G1646E-BC1A	Micron MT41J128M16JT-093GK	Hynix H5TC2G63FFR-11C	Samsung K4W4G1646B-HC11	Micron MT41K256M16HA-107G4
1 GHz	128M <sup>1</sup> 16 <sup>8</sup> 2GB	SA000068U10	SA000067510	SA00006H410		
900 MHz	256M <sup>1</sup> 16 <sup>8</sup> 2GB				SA000068R10	SA000065D20

<b>XCLK_417</b>	
0	277MHz (Default)
1	Reserved

SMBUS_ALT_ADDR		VGA_DEVICE	
0	0x9E (Default)	0	Non-Primary 3D Acceleration Device (Class Code 302h)
1	0x9C (Multi-GPU usage)	1	Primary Display or VGA Device (Class Code 300h)

USER Straps	
User [3:0]	
1000-1100	Customer defined

3GIO_PADCFG	
[3:0]	Description
0110	Gen 1 / Gen 2 Support only
0000	Gen 3 Support

NV update PUN doc for the definition of 3GIO\_CONFIG


PCI_DEVID						
GPU Type	DEVID[5]	DEVID[4]	DEVID[3]	DEVID[2]	DEVID[1]	DEVID[0]
N14P-GV2	0	1	0	0	1	0
N14P-GS	1	0	0	0	1	1

PCIE_SPEED_CHANGE_GEN3		PCIE_MAX_SPEED	
N14P-GV2	1	1	
N14P-GS	1	1	
0: Disable PCIe Gen3 operation 1: Enable PCIe Gen3 operation		0: Limit to PCIe Gen1 1: PCIe Gen 2/3 Capable	
3GIO_PADCFG[3:0]			
Strap1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]
N14P-GV2	0	1	1
N14P-GS	0	0	0


Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	<b>N14X-MISC</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				<b>VILG1/G2 MB LA-9901P Schematic</b>	0.3
Date:	Wednesday, March 20, 2013	Sheet	32	of	63



## LCD POWER CIRCUIT





## CMOS Camera




## VGA LCD/PANEL BD. Conn.




12/12 Mount C539/C541 of 680pF, Changan R813 to 220 ohm bead.(For EMI request)



**For EMI**



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				VILG1/G2 MB LA9901P Schematic	
				Date: Wednesday, March 20, 2013	Rev 1.0
				Sheet 33 of 63	



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF REPT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				1.0
				Date
				Wednesday, March 20, 2013
				Sheet
				34 of 63

Compal Electronics, Inc.


CRT Connector

VILG1/G2 MB LA9901P Schematic


Rev 1.0

Date: Wednesday, March 20, 2013

Sheet 34 of 63



## Mini-Express Card for WLAN/WiMAX(Half)




Reserve for SW mini-pcie debug card.  
Series resistors closed to KBC side.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card/NEW Card/SIM
Size		Document Number		Rev
Date		Wednesday, March 20, 2013		1.0
Sheet		36		of 63

VILG1/G2 MB LA9901P Schematic







Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LAN Transformer					
						Document Number		VILG1/G2 MB LA9901P Schematic		Rev 1.0	
						Date: Wednesday, March 20, 2013		Sheet 38 of 63			

## 2 Channel

### SMSC thermal sensor placed near VRAM




### FAN1 Conn




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Fintek-Thermal IC/FAN/screw
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	VILG1/G2 MB LA9901P Schematic
				Date	Wednesday, March 20, 2013
				Sheet	39 of 63
				Rev	1.0

E  
M/B 橢圓孔 M/B 圓孔


### ODD Power Control



### SATA HDD Conn.




### FOR 15" SATA ODD FFC Conn.



Co-layer


### FOR 14" SATA ODD Conn.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	VILG1/G2 MB LA9901P Schematic
				Date:	Wednesday, March 20, 2013
				Sheet	40 of 63
				Rev	1.0




CX20757  
High Definition Audio Codec SoC  
With Integrated Class-D Stereo  
Amplifier.  
An integrated 5 V to 3.3 V Low-dropout  
voltage regulator (LDO).  
An integrated 3.3 V to 1.8V Low-dropout  
voltage regulator (LDO).






## PWR Button For Debug




## Key Board Conn.

For 15"




For 14"





## IO/B Conn.

### Ext. USB2.0

For EMI




## TP Switch & TP Conn.




15"	14"
1 VCC	1 VCC
2 CLK	2 CLK
3 DAT	3 DAT
4 GND	4 L
5 L	5 R
6 R	6 GND

## LED




## LED/B Conn.




For 15"

12/4 Change symbol of JLED1 to SP010010T00

## PWR/B Conn.




## Lid SW(For 14")




Security Classification	Compal Secret Data	Document Number	Rev
Issued Date	Deciphered Date	11/20 Change symbol of JPWRB1 to SP010010T00	1.0
2011/06/15	2012/07/11	VILG1/G2 MB LA9901P Schematic	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PRIOR WRITTEN PERMISSION FROM COMPAL ELECTRONICS, INC.		Date: Wednesday, March 20, 2013	Sheet 43 of 63

For UMA



Every power trace need:  
W=20mils

For GreenCLK generate CLK:  
Mount: All parts in this page except  
Swing Level RES (Marked "\*\*")  
NA: PD108,  
Y1,R98,C180,C181,  
Y2,R169,C196,C197,  
Y6,C968,C969




For EMI

Close to GCLK

PCH\_32.768K  
NV\_GPU  
LAN  
PCH\_25M



Reserved for Swing Level adjustment  
( Close GCLK side )





For EMI

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
				USB ext. ports	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				VILG1/G2 MB LA9901P Schematic	
				Date: Wednesday, March 20, 2013	Rev 1.0
				Sheet 44	of 63


# Touch Screen




# USB3.0




## For EMI




## Left Ext.USB Conn. 1









## For EMI



## Left Ext.USB Conn. 2



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
				USB3.0/Left USB Ports
				VILG1/G2 MB LA9901P Schematic
				1.0
				Wednesday, March 28, 2012 15:22:45





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VILG1/G2 MB LA9901P Schematic	1.0
				Date: Wednesday, March 20, 2013	Sheet 46 of 63












STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off
Note: S3 - sleep ; S5 - power off					



Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	<b>+1.5VP/+1.8VSP</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Gx00-CR	1.0
Date:	Wednesday, March 20, 2013	Sheet	51	of	63	



VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network


+V1.05S\_VCCP  $\frac{NONCR\# \text{ PR603 } 0.001\_1206\_1\%}{1 \quad 2}$  +VCCSA

+VCCSAP  $\frac{\text{CR}\# \text{ P}\#601 \text{ JUMP\_43X118}}{2 \quad 1}$  +VCCSA


+VCC\_SAP  
TDC 4.2A  
Peak Current 6A  
OCP current 7.2A  
OVP 1.06V



Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2011/06/15	Deciphered Date
2012/07/11		Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number
Gx00-CR		Rev
1.0		Sheet
Wednesday, March 20, 2013		52 of 63




+1.05VS\_VCCPP Ipeak=15.2A ; Imax=10.64A  
 Delta I=2.48=>1/2Delta I=1.24A (F=400K Hz) D-CAP 2  
 Rds(on)=3.3m ohm(max) ; Rds(on)=2.7m ohm(typical)  
 PR711=47K ohm  
 $V_{trip} = (R_{trip} * I_{0uA}) / 8 = 58.75mV$   
 $I_{ocp} = 19.043 \sim 22.999A$




Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	+1.05VS_VCCP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev 1.0
				Date:	Wednesday, March 20, 2013
				Sheet	53 of 63



	GSGV2 (25W)	GE (19W)	
PR842	20	39	(kohm)
PR845	20	30	(kohm)
PR831	2	3	(kohm)
PR816	18	24	(kohm)
PR832	0	3	(kohm)
PC863	2.7	1.8	(nF)



Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number
		Gx00-CR	Rev 1.0
		Date	Wednesday, March 20, 2013
		Sheet	54 of 63








QC 45W CPU  
VID1=0.9V  
IccMax=94A  
Icc\_Dyn=66A  
Icc\_TDC=52A  
R\_LL=1.9m ohm  
OCP-110A

DC 35W CPU  
VID1=1.05V  
IccMax=53A  
Icc\_Dyn=43A  
Icc\_TDC=36A  
R\_LL=1.9m ohm  
OCP-65A



QC 45W GT2  
VID1=1.23V  
IccMax=46A  
Icc\_Dyn=37A  
Icc\_TDC=38A  
R\_LL=3.9m ohm  
OCP-55A

DC 35W GT2  
VID1=1.23V  
IccMax=33A  
Icc\_Dyn=20.2A  
Icc\_TDC=21.5A  
R\_LL=3.9m ohm  
OCP-40A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/06/15		Deciphered Date 2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				PWR-CPU CORE	
Size		Document Number		Rev	
		Gx00-CR		1.0	
Date		Wednesday, March 20, 2013		Sheet 56 of 63	



## Version change list (P.I.R. List)

Page 1 of 2  
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Design Change of IC Package.	50	Change PU401 to SA000061M00(S IC SY8208BQNC QFN 10P PWM)	2012/11/22	DVT
2	Design Change of IC Package.	50	Change PU402 to SA000061N00(S IC SY8208CQNC QFN 10P PWM)	2012/11/22	DVT
3	Design Change of IC Package.	52	Change PU602 to SA000061Q00(S IC SY8208DQNC QFN 10P PWM)	2012/11/22	DVT
4	Add ADP_ID Circuit.	47	Add PQ102 to SB00000E010(S TR 2N7002KDW 2N SOT-363-6 PANJIT) Add PR111.PR112 to SD028100380(S RES 1/16W 100K +-5% 0402)	2012/12/03	DVT
5	Factory lack of material.	52	Change PC521 to SF000003H00(S_A-P_CAP 330U 2.5V M 6.3X4.2 LESR16M SL)	2012/12/06	DVT
6	Factory lack of material.	56	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2012/12/06	DVT
7	EMI request adjust +3VALWP/+5VALWP snubber function.	50	Change @PR404.@PC415.@PR406.@PC429 to PR404.PC415.PR406.PC429.	2012/12/06	DVT
8	EMI request adjust +3VALWP/+5VALWP boost resistor.	50	Change PR401.PR405 to SD013220B80(S RES 1/10W 2.2 +-5% 0603).	2012/12/06	DVT
9	EMI request add bypass capacitor.	50	Add PC412.PC413.PC416.PC419 to SE001471J80(S CER CAP 470P 50V J NPO 0805 H0.6)	2012/12/06	DVT
10	EMI request adjust CPU/GFX CORE snubber function.	56	Change @PR956.@PC948.@PR957.@PC949.@PR967.@PC968 to PR956.PC948.PR957.PC949.PR967.PC968.	2012/12/06	DVT
11	EMI request adjust bypass capacitor.	56	Change @PC940 to PC940.	2012/12/06	DVT
12	EMI request add bypass capacitor.	56	Add PC944.PC946 to SE00000G880(S CER CAP 0.1U 25V K X5R 0402) Add PC945.PC947 to SE075222K80(S CER CAP 2200P 25V K X7R 0402)	2012/12/06	DVT
13	Design Change of input capacitor.	50	Change PC420 to SE000000F80(S CER CAP 4.7U 25V K X6S 0805 H1.25) Add PC427 to SE000000F80(S CER CAP 4.7U 25V K X6S 0805 H1.25)	2012/12/07	DVT
14	Design Change of IC Application.	50	Add @PR409.@PR410 to SD028100180(S RES 1/16W 1K +-5% 0402) Add @PC405 to SE075472K80(S CER CAP 4700P 25V K X7R 0402) Add @PC407 to SE075472K80(S CER CAP 0.047U 25V K X7R 0402) Add PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2012/12/10	DVT
15	Design Change of IC Application.	55	Change PC936 to SE000008980(S CER CAP 820P 25V K X7R 0402) Change PC929 to SE074332K80(S CER CAP 3300P 50V K X7R 0402) Change PC926 to SE071100J80(S CER CAP 10P 50V J NPO 0402) Change PC928 to SE074102K80(S CER CAP 1000P 50V K X7R 0402) Change PR943 to SD00000J280(S RES 1/16W 4.32K +-1% 0402) Change PR949.PR951 to SD014124380(S RES 1/10W 124K +-1% 0603 YAGEO)	2012/12/17	DVT
16	Design Change of CPU/GFX CORE Choke.	56	Change PL902.PL903.PL905 to SH00000NM00(S COIL 0.22UH +-20% PCMB104T-R22MS 35A)	2012/12/21	DVT
17	Design Change of VGA CORE(Standby mode Circuit).	54	Delete PC864.PQ810.PR802.PR803.PR805	2012/12/21	DVT
18	Reduction Part Count.	47	Delete PR110.	2013/01/18	PVT
19	Reduction Part Count.	52	Delete PR603.	2013/01/18	PVT
20	Reduction Part Count.	54	Delete PR814.PC849.PR825.PR835.PR850.PD802.PD801.	2013/01/18	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	C38-G series Chief River Schematic
				Date:	Wednesday, March 20, 2013
				Sheet	58 of 63

## Version change list (P.I.R. List)

Page 2 of 2  
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
21	Reduction Part Count.	55	Delete PC916.	2013/01/18	PVT
22	Design Change of IC Application.	50	Change @PC405.@PR490.@PC407.@PR410 to PC405.PR490.PC407.PR410. Change PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
23	Reduction Part Count.	51	Change PR505.PR516 to SD028000080(S RES 1/16W 0 +-5% 0402) Change PR503 to SD013000080(S RES 1/10W 0 +-5% 0603)	2013/01/18	PVT
24	Design Change of Thermal Application.	51	Change PC521 to SGA20331E10(S POLY C 330U 2V Y D2 LESR9M EEFSX H1.9)	2013/01/18	PVT
25	Reduction Part Count.	52	Change PR611 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
26	Reduction Part Count.	53	Change PR702 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
27	Reduction Part Count.	54	Change PR823.PR824 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
28	Reduction Part Count.	55	Change PR926.PR916.PR917 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
29	Design Change of CPU/GFX CORE Choke.	56	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2013/01/18	PVT
30	Design Change of CPU/GFX CORE Freqence.	55	Change PR927 to SD034953280(S RES 1/16W 95.3K +-1% 0402)	2013/01/18	PVT
31	Factory lack of material.	50	Change PC420.PC427 to SE000006R80(S CER CAP 4.7U 25V K X5R 0805 H1.25)	2013/01/18	PVT
32	Reduction Part Count.	50	Delete PR411.	2013/01/21	PVT
33	Design Change of Power Circuit Application.	48	Change PC208 to SE000003J80(S CER CAP 0.068U 16V K X7R 0402)	2013/01/23	PVT
34	Design Change of Power Circuit Application.	49	Add PR328 to SD028100280(S RES 1/16W 0 +-5% 0402) Add PR327 to SD028000080(S RES 1/16W 0 +-5% 0402) Add PQ314 to SB000009Q80(S TR 2N7002KW 1N SOT323-3)	2013/01/23	PVT
35	Design Change of Power Circuit Application.	50	Change PC405 to SE072103280(S CER CAP .01U 25V Z Y5V 0402) Change PC407 to SE075682K80(S CER CAP 6800P 25V K X7R 0402)	2013/03/04	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C38-G series Chief River Schematic
				Date	Wednesday, March 20, 2013
				Sheet	59 of 63


# COMPAL CONFIDENTIAL

MODEL NAME: Power Sequence Block Diagram

PCB NAME: LA-9901P

REVISION: 0.2

DATE: 2013/01/14



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Power sequence
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				VILG1/G2 MB LA-9901P Schematic
				Rev 1.0
				Date: Wednesday, March 20, 2013
				Sheet 60 of 63

## VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE	EVT TO DVT
1	P. 5~11	Change footprint of JCPU1	For Lenovo rule	
2	P. 14	Add R406, R407, R408, R409	Reserve for improvement factory processes	
3	P. 42	Add EC_SPI_SO, EC_SPI_SI, EC_SPI_CLK, EC_SPI_CS# to EC	Reserve for improvement factory processes	
4	P. 42	Add PCH_PWR_EN to EC Pin. 107	Reserve for improvement factory processes	
5	P. 42	Reserve R410	Reserve Pull-high for GPIO use	
6	P. 42	Change EC_FAN_PWM from EC Pin. 34 to EC Pin. 26	For common design	
7	P. 42	Change NOVO# from EC Pin. 26 to EC Pin. 34	For common design	
8	P. 42	Change ENBKL from EC Pin. 73 to EC Pin. 76	For common design	
9	P. 42	Change IMVP_IMON from EC Pin. 76 to EC Pin. 73	For common design	
10	P. 42	Change DGPU_PWR_EN from EC Pin. 107 to EC Pin. 123	For common design	
11	P. 42	Change OVERT#_R from EC Pin. 117 to EC Pin. 17	For common design	
12	P. 34	Add R411, R412, C411, C412	Reserve for EMI	
13	P. 20	Add Q21, R40, C237, Q22, R418, C243, C252, R413	Reserve for power consumption	
14	P. 25	Change RV41 to 1K ohm, CV63 to 1uF	For VGA Sequence	
15	P. 25	Add QV4/RV42	For VGA Sequence	
16	P. 25	Change QV3/UV11	For VGA Sequence	
17	P. 26	Change RV241 to 15K ohm	For VGA Sequence	
18	P. 26	Add QV6 and RV44.	For VGA Sequence	
19	P. 26	Change QV10/QV11	For VGA Sequence	
20	P. 43	Del Q12/R806	For Change Audio Jack type from Normal close to Normal open	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	HW-PIR1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9901P Schematic
				Date:	Wednesday, March 20, 2013
				Sheet	61 of 63

## VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE	DVT TO PVT
1	P. 36	Reserve R508	For leakage current issue of Atheros WLAN	
2	P. 41	Change RA22 to reserve	For PC Beep issue(can't heard sound of "di" on BIOS setup menu)	
3	P. 41	Reserve RA10/RA11	For solve Codec speaker Hum noise issue(Zizi)	
4	P. 42	Reserve R416	Reserve +3VLP power rail to EC	
5	P. 42	Change EC_RST# power rail to +3V_EC	Using power rail which the same with EC	
6	P. 42	Change EC_SMB_CK1 & EC_SMB_DA1 power rail to +3V_EC	Using power rail which the same with EC	
7	P. 14	Change U5 from 4MB to 8MB ROM	Follow common design	
1	P. 23	Change RV5 to shortpad		PVT TO Pre-MP
2	P. 42	Chagne R416 to shortpad		
3	P. 52	Reserve +1.05S_VCCP_PWRGOOD of +V1.05S_VCCP to connect to SA_PG00D	For Celeron/Pentium CPU	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	HW-PIR2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9901P Schematic
				Date:	Wednesday, March 20, 2013
				Sheet	62 of 63
				Rev	1.0

## Page 3 of 3 for HW PIR

[illegible]

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	<b>HW-PIR2</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0	
				Part Number	<b>VILG1/G2 MB LA9901P Schematic</b>	
				Date:	Wednesday, March 20, 2013	Sheet 63 of 63